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A successful embedded system design requires thorough domain analysis and design space exploration. The aim is to develop a
target system, which implements the prescribed functionality and at the same time meets the design, time, and cost-related con-
straints. The early evaluation of design characteristics, such as power consumption, allows the user to take advantage of many
architectural design options available and to modify the system architecture, if needed. Currently, SystemC is used to model the
hardware and software parts of a system at the high level. However, the characteristics of the modeled system are obtained only
at the late design stages during physical synthesis. Here, we present a framework for power estimation at the modeling level of a
design using macromodels. The SystemC class library is modified and extended with new classes describing the computation of
power characteristics of the behavioral-level hardware models.
Copyright © 2007 R. Damasˇevicˇius and V. Sˇtuikys. This is an open access article distributed under the Creative Commons
Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is
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1. INTRODUCTION
The main aim of any design is to develop a target system that
implements the prescribed functionality, constrained by the
given set of requirements, in time and with minimal costs.
One way to achieving the goal and, at some extent, minimiz-
ing the allocated resources is to learn the design characteris-
tics of the developed system as early as possible. Tradition-
ally, there are three basic design characteristics: area, delay,
and energy (power) consumption. With the arrival of mobile
computing and battery-powered mobile appliances, energy
consumption is becoming the most important design char-
acteristic for a wide range of electronic systems, though other
characteristics remain as important as ever.
Today, a mobile electronic system can be seen as an em-
bedded system-on-chip (SoC). As the complexity of such sys-
tems is rapidly growing, the designers are moving towards
higher levels of abstraction in the system description, mod-
eling, and design. Diﬀerent abstraction levels (such as UML
diagrams [1], platforms [2], or SystemC models [3]) are
used to address diﬀerent design concerns at the diﬀerent
level of detail. The key objective of the designer is to model
the system at each abstraction layer with as a little detail
as possible, and to obtain the design characteristics metrics,
which are further used to make sound design decisions [4].
Analysis of design characteristics is vital in the early stages
of the design process with many design space exploration
options for determining the SoC architecture and select-
ing or trading oﬀ the key components of the designed sys-
tem.
Though providers of the commercial synthesis tools are
showing an increased interest in SoC design, their tools usu-
ally implement a top-down design approach that requires
the SoC designer to fully define the function of a developed
system, repeatedly decompose coarse-grained functions into
smaller subfunctions, and then map them onto the avail-
able hardware (HW) library cores [5]. Using such a design
methodology, the primary design characteristics can be es-
timated only in the final stages of the design. The redesign-
ing of the system, in case of any mismatch with design con-
straints, is very costly and hardly possible within a given de-
sign timeframe. That can be one of the reasons, why 85% of
SoC design projects miss their target date [6]. Even minor
modifications require large design eﬀorts, because the entire
process is time consuming. It may take two or more weeks to
rebuild a moderately modified SoC to a physical implemen-
tation ready for verification [6].
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Thus, with continuing system complexity growth, it is in-
creasingly critical to address power consumption early in the
design cycle, for example, at the behavioral or even at the
system design level [7, 8]. On the other hand, at system level,
there are significant opportunities to optimize the system ar-
chitecture for meeting design constraints and improving de-
sign characteristics [9, 10].
At the system level of abstraction, SystemC [3] is becom-
ing widely accepted as a standard tool for modeling complex
embedded systems. SystemC is an extension of C++ with a
library of classes for HW simulation; however, it lacks the
semantics to capture energy and other HW-related design
information. Nevertheless, the object-oriented nature of the
SystemC library allows extending it to provide the designer
with more information than just plain waveforms.
The aim of the paper is to show how, using power macro-
modeling, we can estimate the power consumption at the be-
havioral level of SystemC.
The paper is organized as follows. Section 2 overviews the
related work and summarizes our contribution. Section 3 de-
scribes the estimation of power at the behavioral level of Sys-
temC. Section 4 presents a case study demonstrating the va-
lidity of our approach for the behavioral level models in Sys-
temC. Section 5 evaluates the results and presents a discus-
sion. Finally, Section 6 presents the conclusions and outlines
future research directions.
2. RELATED WORK AND OUR CONTRIBUTION
Recently, with the move towards system-level specifications
and design methodologies in SoC design, there has been a
significant research interest in power estimation and model-
ing. A detailed survey of the high-level power modeling and
optimization techniques is presented in [11]. The consumed
power can be estimated at least at five diﬀerent levels of ab-
straction.
(1) Transistor-level methods simulate the circuit at the
transistor or switch level and monitor the supply current
[12].
(2) Gate-level methods simulate a design at the logic gate
level and calculate power using switching activity and node
capacitance [13].
(3) Register transfer (RT) level estimation methods model
the power consumption of middle-grained components such
as multiplexers, adders, multipliers, and registers [14–16].
The primary diﬀerence from the gate-level method is the
complexity of analyzed components.
(4) Behavioral-levelmethods model the power consump-
tion based on the functional or algorithmic descriptions of
HW components [17–19].
(5) System-level methods estimate power dissipation
based on the high-level system descriptions using abstract
models of capacitance and switching [20, 21].
Most of the previous research has focused on the gate and
transistor levels. Here, the available information on the struc-
ture and characteristics of domain entities allows obtain-
ing accurate power estimates. However, the increasing size
and complexity of developed systems and the move towards
higher levels of abstraction in describing HW and embed-
ded systems raised the need for higher-level power estima-
tion methods, too. At the behavioral and system level of ab-
straction, SystemC is becoming widely accepted as a tool for
modeling embedded systems. Recently, Orinoco [22], a com-
mercial VHDL RT-level power modeling tool, has extended
its support for SystemC models, but only using a standard
design cell library.
The power estimation usually requires a variety of power
models. Their complexity and granularity depend upon the
level of abstraction the system is modeled on. Thepower
modeling and estimation at the gate and transistor levels
are pretty straightforward and require the application of the
common mathematical formulae, which take the physical
characteristics of domain entities into account [12, 13]. At
the higher level of abstraction, such as RTL, behavioral and
system levels, high-level power models (e.g., power handlers
[23], templates [15], power estimators [24], and power moni-
tors [25]) tend to be more complex and abstract, more rela-
tive than absolute, and less accurate. The reason for this is the
lack of physical implementation details in the high-level sys-
tem models and the complexity of modeling large and com-
plex systems at a high level.
Therefore, instead of highly specific physical data such
as capacitance and switching activity used to obtain the spe-
cific power consumption values at low level, high-level power
models use more indirect and approximate design parame-
ters, such as signal entropy [18, 26], or abstract metrics [27].
Note that the focus here is not on the fine-grained power
estimation of specific HW components, but on the coarse-
grained relative comparison of HW architectural options
with respect to the estimated power consumption values.
Xanthos et al. [23] propose a modification to the Sys-
temC library to enable power estimation of digital systems
built upon a set of primitive logic gates. Minor modifications
of SystemC modules enable the calculation of the dynamic
power component due to logic transitions on the nodes of a
digital circuit.
This paper was primarily inspired by the work of [23]. It
is also an extension of our previous work [28] in estimation
of design characteristics of HW systems. Our novelty is the
framework combining power models for power estimation
at the RTL and power macromodels for power estimation at
the behavioral SystemC level, which allows obtaining design
characteristic values at the early modeling stage of design.
At the behavioral modeling level, the basic idea of our
approach is the overloading of behavioral operations (logic,
arithmetic, etc.) to obtain their power consumption esti-
mates during simulation. Thus, our contribution is the esti-
mation of power consumption characteristics of HW systems
modeled at the behavioral level using SystemCmodeling lan-
guage.
3. ESTIMATION OF POWER AT BEHAVIORAL LEVEL
3.1. Macromodeling
The estimation of power at the behavioral level of design is
much more complex as compared to the estimation of power
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at the RT level. First, the behavioral description is not HW
oriented and looks much the same as any software program.
Its mapping to the HW architecture may be ambiguous, dif-
ferent implementation strategies can be used. Second, here
we can not rely on the specific technological library compo-
nents.
At the behavioral level, computation of power must be
approximated in order to account for the limited knowledge
of the circuit. Therefore, a number of the high-level analysis
techniques such as statistical analysis [17], stochasticmethods
[19], andmacromodeling [29–33] are used. These techniques
are usually based on the development of abstract powermod-
els, which are used for design space exploration to evaluate
the relative impact of design decisions on the quality and
characteristics of the final design. The estimated power con-
sumption values provided by such models are neither abso-
lute nor physically accurate, because at the high level of ab-
straction the limited knowledge of the physical structure of
the design does not allow to compute meaningful power es-
timates [18].
Such models can be built analytically by deriving a for-
mula for each behavioral operation, which depends on a
number of physical parameters such as switching or capac-
itance. Another way is to develop an empirical model or
macromodel, which is based on the approximation of the
actually measured power dissipation values. The basic idea
behind power macromodeling is to generate a mapping be-
tween the power dissipation of a circuit and certain statistics
of its input signals. Such macromodels can be used during
modeling instead of detailed hardware models resulting in
modeling speedup.
We have employed the macromodeling technique, be-
cause it allows us to apply our earlier results [28], achieved at
the RT level of power modeling, for the estimation of power
at the behavioral level of design.
In the analytical power macromodeling, a function maps
the space of input signal properties to the power dissipation
of a circuit. When the input parameters of the macromodel-
ing function are solely determined by the input signals, the
computation of power estimates is a straightforward and a
fast function evaluation. The key challenges in the analyti-
cal macromodeling are the choice of the appropriate input
parameters for the macromodel and the derivation of the
macromodel function.
Consider a combinatorial circuit with n input signals.
The variables that correspond to the input nodes are a
concatenation of all input signal values as follows: X =
(x1x2 · · · xn). We will use two variables (or “states”), one
representing the value before the transition (Xa) and the
other one representing the value after the transition (Xb).
The power consumption then is expressed as a function of
the previous input state and the current input state of the
circuit as follows: P = f (Xa,Xb).
Such function represents a macromodel of the power
consumed by a specific circuit. The derivation of suchmacro-
model may be a complex task. The complexity of the modern
embedded systems is a significant challenge for the creation
and use of macromodels. The designer needs to perform
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Figure 1: Exact power macromodel of 1-bit half adder.
a thorough domain analysis to create suitable and accurate
macromodels.
For simple circuits, we can describe a precise macro-
model, which models the powerconsumption of a circuit at
the same level of accuracy as power estimates given by a syn-
thesis tool for a specific manufacture technology. However,
for more complex circuits, we need to introduce some sim-
plifications, which allow to model power consumption with
satisfactory accuracy, while they allow fast derivation of the
power estimation results.
Therefore, power macromodels can be derived using
three methods: composition, simplification, and analytical
reasoning. Using composition, the macromodel of a circuit
is derived by composing the macromodels of circuit compo-
nents based on the circuit architecture. Such macromodels
have the same level of accuracy as themacromodels of the cir-
cuit components. However, their complexity is significantly
larger as the number of states, which the circuit has, usually
increase.
An example of the exact macromodel is presented in
Figure 1. Here, we have a power macromodel FSM of the 1-
bit half adder with 4 states, each representing diﬀerent values
of the input signals (e.g., S1 means A = 0, B = 0; S2 means A
= 0, B = 1). Each transition causes power to be dissipated, de-
pending upon previous and current inputs of the half adder.
Such macromodel was derived from simpler power macro-
models of AND and XOR gates.
Note that here we consider only dynamic power con-
sumption Pd, which depends upon switching activity and the
size of switched capacitance. Dynamic power consumption
accounts for the largest portion of the total consumption of
power in digital circuits [34]. It is calculated as the sum of all
switched input and output capacitancesmultiplied by power
supply voltage VDD as follows:
Pd =
∑
m∈M
(
cintin + couttout
)
V 2DD, (1)
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// calculate the number of bit transitions
int trans(int A, int B)
{
if (!A && !B) return 0;
if ((A%2) != (B%2)) return 1 + trans(A/2, B/2);
else return trans(A/2, B/2);
}
double adder model(int A prev, int A, int B prev, int B)
{
return VDD  VDD 
(INP CAP  (trans(A prev, A) +
trans(B prev, B)) +
OUT CAP  trans(A prev+B prev, A+B);
}
Figure 2: Simple n-bit adder macromodel in C++.
where tin, and tout are the number of input and output tran-
sitions from logic “0” to logic “1,” cin, and cout are the input
and output capacitances that depend upon the gate type and
the technology used, andm is a component of a systemM.
The second method, simplification, can be used to reduce
the complexity of a macromodel, for example, when con-
structing full adders from half adders, with comparatively
small loss of accuracy.
However, for complex circuits with many input signals
and circuit transition states we must use analytical reasoning
to derive a power macromodel of a circuit, because macro-
model derivation by composition is too complex and im-
practical. For example, if we derive a 16-bit adder power
macromodel from a 1-bit adder power macromodel, it will
have 232 states, which is very impractical to represent and
use. Instead, we can analytically derive a power macro-
model for a 16-bit adder, which can be calculated and rep-
resented with significantly less complexity. An example of
such power macromodel implemented in C++ is shown in
Figure 2.
In Figure 2, the power consumption of an adder is calcu-
lated using (1), where the dynamic voltage VDD, input ca-
pacitance INP CAP, and output capacitance OUT CAP con-
stant values are set for a specific implementation technology.
3.2. Modification of SystemC library
For the estimation of power at the behavioral level, we have
extended the SystemC class library with an additional library
of the macromodel classes that implement the modeling of
basic behavioral level operations (see Table 1).
Also, we have extended SystemC sc signal class, which de-
scribes SystemCmodel signals, with overloadedmethods and
class attributes for storing previous and current signal values.
These methods are used to store previous signal values and
call the required macromodel class (e.g., sc mmRegister and
sc mmAdder classes are shown as an example) (see Figure 3).
Table 1: Mapping of behavioral SystemC operations into HW com-
ponents.
SystemC operation HW component
+, − Adder/substractor
= Trigger/register
<,>,>=,<=,==, ! = Comparator
& AND gate
| OR gate
∧ XOR gate
∼ INV gate
∗ Multiplier
, Shift register
The class also contains methods for calculating circuit area
and delay, which are not considered in this paper.
For each behavioral operation, we have implemented its
ownmacromodel class (e.g., sc mmAdder for “+” operation),
which performs power modeling depending upon input sig-
nal values and computes power estimates. Since input sig-
nals can have diﬀerent data types, the overloaded methods
were generalized using class templates and specialized using
the template specialization technique. Figure 4 gives an ex-
ample of the overloaded sc signal class method, which per-
forms the addition operation and writes the result into a
register.
For the behavioral power estimation, for each operation
of the modeled system we need to implement the calcPower()
method to calculate the number of 0-to-1 bit transitions at
its input and output ports, and to calculate the correspond-
ing dynamic energy consumption using (1). The values of
the input and output signals are stored and used for next es-
timation of power consumption. The pseudocode of the cal-
cPower() method is given in Figure 5.
R. Damasˇevicˇius and V. Sˇtuikys 5
sc module
Behavioral model
sc signal
Area, power, delay: float
Prev, curent : datatype
Operation+ (datatype& value) : datatype
Operation= (datatype& value) : datatype
· · ·
T: datatype
T: datatype
T: datatype T: datatype
sc macromodel
sc mmAdder sc mmRegister
CalcArea(): float CalcArea(): float
CalcDelay(): float CalcDelay (): float
CalcPower(in signal vector): floatCalcPower(in signal vector): float
Figure 3: SystemC extension for power estimation at the behavioral level.
template <class T>
class sc signal: public sc signal inout if<T>,
public sc prim channel
{
public:
void operator+( const T& value ) {
prev = (this)->read();
(this)->write( prev + value );
current = (this)->read();
/ estimation of characteristics /
power += sc mmAdder<T>::calcPower(prev,current);
}
}
Figure 4: An example of the overloaded sc signal method for estimation of a behavioral operation.
calculate outputs of operation
for each input signal in operation
increase input 0-to-1 transitions counter
end for
for each output signal in operation
increase output 0-to-1 transitions counter
end for
calculate consumed power as
a function of input transitions
and output transitions
Figure 5: Pseudocode of the calcPower() method.
4. CASE STUDY
As a case study for the estimation of power at the behavioral
modeling level, we consider a 4-bit counter, which performs
incremental 0-to-9 counting. The description of the SystemC
model is given in Figure 6.
SC MODULE(counter) {
sc in<bool> clk;
sc out<int> cnt;
void do count() {
cnt += 1;
if (cnt >= 9 ) cnt = 0;
};
SC CTOR(counter) {
SC METHOD(do count);
sensitive pos  clk;
}
};
Figure 6: Counter model in SystemC.
For this counter model, we have constructed two power
macromodels. Using Table 1, from the behavioral descrip-
tion of the counter model we have constructed separate
power models for each component of the counter (register,
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Table 2: Design characteristics of 4-bit counter.
Counter
Est. power, pW
Average error
Exact model
Analytical
macromodel
4-bit 37.369 37.369 —
8-bit 74.736 79.441 6.3%
12-bit 112.107 118.708 5.9%
16-bit 149.476 158.263 5.9%
0
500
1000
1500
2000
2500
3000
3500
4000
4500
5000
Po
w
er
1 15 29 43 57 71 85 99 113 127 141 155 169 183 197 211 225 239 253
Power consumption profile of increment adder
Figure 7: Power consumption of the 8-bit increment adder depend-
ing upon incremented input value.
adder, comparator, multiplexer), and used them for deriving
the exact power macromodel of the counter (an example of
such derivation is given in Figure 1).
Also, we have constructed the analytical macromodel of
the counter, which is similar to the macromodel presented
in Figure 2. The results of the estimation of the power con-
sumption for the diﬀerent bit-width counters using both
power macromodels are compared in Table 2. Accuracy of
the analytical macromodel as compared with the exact power
macromodel is about 6%.
Our framework allows monitoring both average power
consumption and power consumption depending upon the
supplied input values. The power consumption profile of the
8-bit increment adder from the exact counter power macro-
model is given in Figure 7. It shows howmuch power is dissi-
pated during each adding operation for the input values from
0 to 255. As wecan see, even for such a simple component, the
power consumption values vary by a factor of 5.2 depending
upon the specific input values, which further underscores the
diﬃculties associated with behavioral power modeling.
5. EVALUATION AND DISCUSSION
The main benefits of the presented behavioral power estima-
tion framework are as follows.(1) The framework allows es-
timating power consumption at a higher level of abstraction,
which means faster modeling and testing of the design. (2)
The framework allows power estimation at an early design
stage. It allows a designer to select more eﬃcient hardware
implementations or to modify design architecture, which
does not satisfy given design constraints, with less pain and
cost, thus decreasing time-to-market and increasing overall
designer productivity.
The described framework also has some drawbacks. Since
more computations are performed during modeling of a sys-
tem, the system is modeled slower than without the power
estimation. The slowdown caused by the power estimation
is about 68%, which is a satisfactory result, considering that
other papers report up to 8.5 slowdown factor of the mod-
eling speed incurred by the estimation of design character-
istics [25] (note that the direct comparison is not possible
due to the diﬀerent functionality of the power estimation
frameworks and diﬀerent complexity of the test cases). For
example, for the 8-bit increment adder the modeling time
without the power estimation is 7.5milliseconds, and with
the power estimation is 12.8milliseconds, which is an in-
crease of 71%. The slowdown of the modeling speed mainly
depends upon the computational complexity of the devel-
oped power macromodels and the complexity of the behav-
ioral descriptions of the modeled systems, and may vary sig-
nificantly across the domain.
The power estimation at the behavioral level is much
more complex than at the RT level, because it requires to
perform thorough domain analysis and develop high-level
power macromodels that estimate the power consumed by
the specific behavioral operations. The designer must care-
fully choose a tradeoﬀ between the number of power states
(i.e., the complexity of calculations) and modeling speed to
achieve eﬃcient power modeling and estimation.
Validation of a powermacromodel is a complicated prob-
lem. Precisely speaking, we can estimate the accuracy of the
powermodel only when comparing it with the real-life power
consumption measurements of a physically implemented
system, which may depend upon many other physical factors
such as environment temperature. However, in practice, the
power estimation results of amacromodel are compared with
other results obtained using other power models, which are
considered as exact (e.g., with the power estimates given by
the commercial synthesis tools). Here, we estimate accuracy
of the analytical power macromodels by comparing them
with the exact power models, which are developed by com-
posing the lower-level power models down to the Boolean
logic level. Our results, in terms of accuracy, are within the
range of results achieved by other authors [35].
More detailed power models may increase the accuracy
of the power estimation, but could slow power analysis and
consequently may prevent an extensive design space explo-
ration. The absolute accuracy of the results may not be as
important for the designer as the relative accuracy, because
the designer uses the results of the high-level power analysis
to adopt early design decisions that have a positive impact on
the final product.
6. CONCLUSIONS AND FUTURE WORK
The presented SystemC model estimation framework allows
for early estimation and analysis of the power consumption
characteristics. Such an analysis already at the early stage of
the design process can indicate whether the designed system
would match the imposed design constraints. Based on the
results of the analysis, the designer can select a particular sys-
tem architecture that can lead to a more eﬃcient hardware
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implementation. Dynamic energy profiling helps to better
understand the dynamic properties of the designed system,
which may be helpful for power optimization of mobile de-
vices.
Future work will address the design space exploration by
providing the estimation of the design characteristics for dif-
ferent technological libraries, and further development of the
power estimation macromodels in SystemC to allow more
sophisticated power consumption analysis of the SystemC
models.
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